模拟IC设计
格雷
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
Microsoft Word - Chapter1 Importance of Impedance matching.doc
Peng Han
Intel® Quartus® Prime Standard Edition User Guide Platform Designer
Intel Corporation
一种带过温过流过压保护的LDO设计
未知
CMOS 集成电路设计手册 第3版·模拟电路篇=CMOS CIRCUIT DESIGN LAYOUT AND SIMULATION ...
Electromagnetics for High-speed Analog and Digital Communication ...
Ali M. Niknejad
一种具有温度补偿 高电源抑制比的带隙基准源 何捷
Design Optimization of Power and Area of Two-Stage CMOS Operational ...
Telugu Maddileti;Govindarajulu Salendra;Chandra Mohan Reddy ...
A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...
Chethan Rao & Shaishav Desai & Alvin Wang
ESD Design and Synthesis (1)
集成电路版图设计
余华，师建英编著
高速信令-抖动建模-分析预算
jrproc.1950.Bothw[..] F.E.-Nyquist Diagrams and the Routh-Hurwitz ...
射频集成电路与系统
李智群 王志功 编著
Calibre® xACT User's Manual
Siemens Industry Software
Numerical Methods in Engineering with Python (2005)
信号与系统（奥本海姆）
IEEE Standard for Information Technology—Teleco[..] and information ...
LAN/MAN Standards Committee of the IEEE Computer Society