Cadence Physical Verifi cation User Guide
Inc. Cadence Design Sys tems
Power Management Techniques for Integrated Circuit Design, Ke-Horng ...
未知
数字VLSI芯片设计 使用Cadence和Synopsys CAD工具
艾瑞克·布鲁范德著
HFIC chapter 7 low-noise amplifier design
一种应用于MCU待机模式的超低功耗[..]
A comparative study of various current mirror configurations_ ...
Bhawna Aggarwal & Maneesha Gupta & A.K. Gupta
ldmos tech
一种具有高电源抑制比的低功耗CMO[..] 汪宁
A 470-nA Quiescent Current and 92.7%/94.7[..] Efficiency ...
通信原理公式手册
艇长
数字集成电路电路、系统与设计(第2[..] 拉贝艾(Jan M.Rabaey)、 Anantha Chandrakasan
深入理解LINUX网络技术内幕
CMOS模拟集成电路设计与仿真实例[..] ADE 陈成颖
LDO与VLDO的设计原理及性能测试
Cadence SKILL Lan guage Reference
Design of class AB output stages using the structural methodology
V. Ivanov & I. Filanovsky
JSSC 202212
Session 25
IEEE Standard for Information Technology—Teleco[..] and information ...
LAN/MAN Standards Committee of the IEEE Computer Society