理工书库 lilin | Category: analog and mixed-signal full-chip verification

Discover (Random Books)

用于OFDM+UWB系统中的中频滤波器和可变增益放大器的研究设计

用于OFDM+UWB系统中的中频滤[..]

axi4_stream_man.book

axi4_stream_man.book

Microsoft Word - xx3_apx_ce.doc

Microsoft Word - xx3_apx_ce.doc

Rashaunda Henderson

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

DUTY CYCLE CORRECTION CIRCUITRY

DUTY CYCLE CORRECTION CIRCUITRY

CMOS Fractional-N Synthesizers: Design for High Spectral Purity and Monolithic Integration (The Springer International Series in Engineering and Computer Science)

CMOS Fractional-N Synthesizers: Design for High Spectral Purity ...

Bram De Muer & Michiel Steyaert

基于FPGA的嵌入式图像处理系统设计原魁[译]

基于FPGA的嵌入式图像处理系统设计原魁[译]

模拟电路设计——鲁棒性设计、Sigma-Delta转换器、射频识别技术 (模拟电路设计——鲁棒性设计、Sigma-Delta转换器、射频识别技术) (z-lib.org)

模拟电路设计——鲁棒性设计、Sig[..] (模拟电路设计——鲁棒性设计、Si[..] (z-lib.org)

ISSCC2021-1 3

ISSCC2021-1 3

Spectre Circuit Simulator and Accelerated Parallel Simula tor RF Analysis in ADE Explorer Workshop

Spectre Circuit Simulator and Accelerated Parallel Simula tor ...

Inc. Cadence Design Sys tems

electronic devices

electronic devices

Thomas L. Floyd

StarRC User Guide and Command Reference

StarRC User Guide and Command Reference

Verilog HDL Design Examples

Verilog HDL Design Examples

Joseph Cavanagh

一种低温漂CMOS带隙基准电压源的设计陈碧

一种低温漂CMOS带隙基准电压源的设计陈碧

芯片I／O缓冲及ESD电路设计

芯片I／O缓冲及ESD电路设计

数字滤波器的MATLAB与FPGA实现：ALTERAVERILOG

数字滤波器的MATLAB与FPGA[..]

Low-noise monolithic amplifier design: Bipolar versus CMOS

Low-noise monolithic amplifier design: Bipolar versus CMOS

ISSCC2021-SC1-Introduction to PLLs Phase Noise, Modeling, and Key Wireless Design Considerations

ISSCC2021-SC1-Int[..] to PLLs Phase Noise, Modeling, and Key ...

Category: analog and mixed-signal full-chip verification

Virtuoso Multi-Mode Simulation with Spectre Platform

Virtuoso Multi-Mode Simulation with Spectre Platform