The Problem of PLL Power Consumption
Behzad Razavi
CN101969305B-威盛电子[..] conversion circuit
未知
CMOS电路芯片ESD保护电路设计[..] 赵近
基于ac620的fpga系统设计与[..]
Administrator
0132642786.pdf
Neil H. E. Weste
High Performance SAR-based ADC Design in Deep Sub-micron CMOS
lei sun
Ring PLL的详细设计博士论文
Session 12
低电压、低功耗助听器电路系统芯片研究
tcsii.2005.A new modeling and optimization of gain-boosted cascode ...
MIMO-OFDM无线通信技术及M[..] WIRELESS COMMUNICATIONS WITH MATLAB
（韩）YONG SOO CHO，JAEKWON KIM，WON YONG YANG，CHUNG G.KANG著；孙锴，黄威译
ADS2011射频电路设计与仿真实例
徐兴福著
计算电磁学 by 王秉中,邵维 (z-lib.org)
CNKI
Design Optimization of Power and Area of Two-Stage CMOS Operational ...
Telugu Maddileti;Govindarajulu Salendra;Chandra Mohan Reddy ...
数字图像处理
（美）冈萨雷斯，（美）伍兹著
PHASE-INTERPOLATOR BASED PLL FREQUENCY SYNTHESIZER
无输出电容的瞬态增强NMOS LDO
Distributed MOS varactor biasing for VCO gain equalization in ...
J. Mira & T. Divel & S. Ramet & J.-B. Begueret & Y. Deval
数字集成电路物理设计
陈春章 艾 霞 王国雄 编著