Frequency Reconfigurable mm-Wave Power Amplifier With Active ...
Chandrakanth R. Chappidi & Kaushik Sengupta
A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Yin-Zu Lin
反馈运算放大器电路的噪声分析和设计
未知
锁相环技术(第3版)——Phase[..] Techniques, Third Edition
Floyd M. Gardner 著 & 姚剑清 & 译
CMOS 射频集成电路分析与设计
Design Optimization of Power and Area of Two-Stage CMOS Operational ...
Telugu Maddileti;Govindarajulu Salendra;Chandra Mohan Reddy ...
数值分析
Tradeoffs and Optimization in Analog CMOS Design
David M. Binkley
ISSCC2021-T2-Fund[..] of Memory Subsystem Design for HPC and ...
Session 32
Design of Ultra Wideband Power Transfer Networks
Binboga Siddik Yarman
ISSCC2021-SC2
Numerical Analysis (Richard L. Burden, J. Douglas Faires etc.) ...
计算电磁场的矩量法（PDF）
Dynamic Analysis of Switching-Mode DC DC Converters-Springer ...
A 0.46ps RJ<inf>rms</inf> 5GHz wideband LC PLL for multi-protocol ...
Chethan Rao & Shaishav Desai & Alvin Wang
基于FPGA的嵌入式图像处理系统设计 原魁[译]
TWO-STAGE FULLY-DIFFERENTIAL OPAMPS
Vishal Home PC
IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...
Design Automation Standards Committee of the IEEE Computer Society