开关电源控制环路设计
未知
CMOS射频集成电路分析与设计 (池保勇, 余志平, 石秉学)
模拟CMOS集成电路 第二版 拉扎维 (拉扎维)
CMOS运算放大器和比较器的设计及应用 [GabrielAlfonsoRi[..] 著] 2014年版
工程电路分析
jssc.2005.Replica Compensated Linear Regulators for PLLs
一种超低静态功耗LDO的设计
基准源和温度检测模块设计-tang[..]
zwtang
Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...
Cheng-Ru Ho & Mike Shuo-Wei Chen
Introduction to advance node feathers
88691
thesis.dvi
带隙基准电路的研究
<CCC6B3A4CEC4>
Analysis and Design of Monolithic, High PSR, Linear Regulators ...
Vishal
Cadence Physical Verifi cation User Guide
Inc. Cadence Design Sys tems
Microsoft Word - translator_prefac[..]
Zhiping Yu
高性能音频Delta-Sigma数[..]
ISSCC2017-24 Visuals(2)
Nested Miller compensation in low-power CMOS design
Ka Nang Leung;P.K.T. Mok
IEEE Std 1801™-2018, IEEE Standard for Design and Verification ...
Design Automation Standards Committee of the IEEE Computer Society