Design considerations of recent advanced low-voltage low-temperature-c[..] ...
未知
射频接收机中模拟信道滤波器设计
一种自参考结构的高速高精度片上时钟[..]
TCASⅡ 202212
12bit pipeline ADC design
RF Microelectronics 2nd
Understanding Delta-Sigma Data Converters 2nd edition
SHANTHI PAVAN, RICHARD SCHREIER & GABOR C. TEMES
ISSCC2021 Session 15
EESM692
Prof. Alex Leung
Design Procedure for Two-Stage CMOS Opamp using gm/ID design ...
Bakr Hesham & El-Sayed Hasaneen & Hesham F. A. Hamed
数字通信同步技术的MATLAB与F[..] Altera Verilog版 [杜勇 编著] 2015年版
Analog-to-Digital Conversion
mssc.2015.The StrongARM Latch
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
Universal Verification Methodology (UVM) Cookbook
Functional Verification Methodology Team - Mentor & A Siemens Business
Generate ESD Source in ADS
TU,NASH (K-Taiwan,ex1)
Computational Electromagnetics with MATLAB®, Fourth Edition
Matthew N.O. Sadiku
Robust Design of LV/LP Low-Distortion CMOS Rail-to-Rail Input ...
Xilinx DS534, FIR Compiler v5.0, Data Sheet
Xilinx, Inc.