Quantus Extraction Users Manual
未知
自动控制原理(胡寿松)
微软用户
基于延迟锁相环的时钟发生器设计
SystemVerilog 验证方法学 - Verification Methodology Manual for SystemVerilog
Janick Bergeron & Eduard Cemy & Alan Hunter & Andrew Nightingale 著 & 夏宇闻 译
锁相环型频率综合器中的高速分频器 袁泉
普通高等教育“十一五”国家级规划教材 现代控制理论 （第三版）
刘豹 唐万生主编
Session 29V
深亚微米CMOS工艺ESD器件结构[..]
Creating Qsys Components
Altera Corporation
半导体物理学 （第七版）
高精度、快速瞬态响应LDO电路设计
Design Optimization of Power and Area of Two-Stage CMOS Operational ...
Telugu Maddileti;Govindarajulu Salendra;Chandra Mohan Reddy ...
Analysis and Design of Monolithic, High PSR, Linear Regulators ...
Vishal
LDO低输出噪声的分析与优化设计 朱勤为
ISSCC2021-SC1-Int[..] to PLLs Phase Noise, Modeling, and Key ...
Microsoft Word - Bandgap reference design concept and flow.doc
IEEE Std 802.11ac™-2013, IEEE Standard for Information technology—Teleco[..] ...
LAN/MAN Standards Committee of the IEEE Computer Society
2-Stage OTA Design
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
Xilinx, Inc.
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx DS534, FIR Compiler v5.0, Data Sheet