Universal Serial Bus 3.0 Specification
未知
Layout Techniques for Integrated Circuit Designers
Sahrling
Frequency Compensation of Op-amp and its types Circuit Digest
一种高摆率低功耗无片外电容的LDO设计
用于低相位噪声LC VCO的低噪声可调LDO的设计
一种带瞬态响应增强的无电容型LDO
模拟集成电路设计
Operational Amplifiers Theory and Design (Johan Huijsing (auth.)) ...
MSSC.2016.B. Razavi-TSPC Logic
用于射频SOC芯片的低噪声高电源抑[..]
Digital Logic and Computer Design
M. MORRIS MANO
基准源、噪声、开关电容及Monte Carlo仿真
全数字锁相环建模及分析代码-2014
Topics in Multiple-Loop Regulators and Current-Mode Programming
CN201887731U-可修调的[..] 振荡电路
CN106656160A-上海集成[..]
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
集成电路版图设计 [陆学斌 主编] 2012年版
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
Xilinx, Inc.
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx DS534, FIR Compiler v5.0, Data Sheet