基于Latch的CMOS动态比较器的研究
未知
射频微电子学
Zhiping Yu
<4D6963726F736F66[..]
linjie
功率谱密度计算
yzx
Phase Locked Loops for Wireless Communications
Session 18: Biomedical Devices, Circuits, and Systems
SystemVerilog 验证方法学 - Verification Methodology Manual for SystemVerilog
Janick Bergeron & Eduard Cemy & Alan Hunter & Andrew Nightingale 著 & 夏宇闻 译
一种低静态电流、高稳定性的LDO线[..]
集成电路版图设计 [陆学斌 主编] 2012年版
计算电磁场的矩量法（PDF）
Quantus Extraction Users Manual
CMOS Sigma-Delta Converters Practical Design Guide
4<8=8AB@0B>@
Verilog HDL Design Examples
Joseph Cavanagh
Sigma-Delta ADCs - Tutorial | Maxim Integrated
Design Optimization of Power and Area of Two-Stage CMOS Operational ...
Telugu Maddileti;Govindarajulu Salendra;Chandra Mohan Reddy ...
The Art of Analog Layout, Second Edition
Alan Hastings
自适应滤波器原理
（美）赫金 & 郑宝玉等译
半导体物理与器件 （第三版）
（美）尼曼著 赵毅强 姚素英 解晓东等译
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx DS534, FIR Compiler v5.0, Data Sheet