eetop.cn Matching
未知
相位噪声、通行链路预算
yzx
Analysis and Design of Transimpedance Amplifiers for Optical ...
4<8=8AB@0B>@
基准电压源和线性稳压器的设计-ta[..]
lmliu
New developments in IC voltage regulators
R.J. Widlar
VerilogA系统设计与仿真(可[..]
Session 7: Imagers and Range Sensors
Bandgap & LDO-李福乐
Administrator
基于自偏置技术的锁相环设计 刘克赛2019
刘克赛
Sigma-Delta Converters Practical Design Guide, 2nd Edition
Session 20: High-Performance VCOs
实时数字信号处理 实践方法与应用 原书第2版
(美)郭森楙,(美)李鲍勃,(美)田文顺著
Session 16
ESD Design and Synthesis (1)
拉扎维《CMOS集成电路设计》答案手写版
A precise on-chip voltage generator for a gigascale dram with ...
IEEE
CMOS带隙基准源研究现状 幸新鹏
模拟IC 艾伦答案
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx, Inc.
Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,
Xilinx DS534, FIR Compiler v5.0, Data Sheet