Design of class AB output stages using the structural methodology
V. Ivanov & I. Filanovsky
一种带过温保护和折返电流限的LDO设计
未知
1.5Bit 级pipelined+ADC典型单[..]
ANALOG CMOS IC DESIGN 模拟CMOS集成电路设计
魏廷存 & 陈莹梅 & 胡正飞
A precise on-chip voltage generator for a gigascale dram with ...
IEEE
Cadence PVS Developers Guide
Inc. Cadence Design Sys tems
Fundamental Principles Behind the Sigma-Delta ADC Topology Part ...
Michael Clifford & Analog Devices Inc
Razavi Analog CMOS
DDS信号发生器的实现
Administrator
Abidi-Pan, Hui.University of California, Los Angeles
Microsoft Word - Frequency Response.doc
rayork
IP3 and Intermodulation Guide | Maxim Integrated
硅基压控振荡器的研究与设计 电子科技大学 彭羽
China
Modified modeling of Miller compensation for two-stage operational ...
H.C. Yang;D.J. Allstot
应用随机过程概率论模型导论 (Sheldon M.Ross) (Z-Library)
Calibre® xRC User's Manual
Siemens Industry Software
二级运放建立时间与相位裕度的分析与优化
锁相环(PLL)电路设计与应用
(日)远坂俊昭 著 何希才译
Xilinx DS534, FIR Compiler v5.0, Data Sheet
Xilinx, Inc.
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet