理工书库 lilin | Category: The Xilinx LogiCORE IP CORDIC core implements a generalized coordinate rotational digital computer (CORDIC) algorithm.

Discover (Random Books)

Design Procedure for Two-Stage CMOS Opamp using gm/ID design Methodology in 16 nm FinFET Technology

Design Procedure for Two-Stage CMOS Opamp using gm/ID design ...

Bakr Hesham & El-Sayed Hasaneen & Hesham F. A. Hamed

USB 2.0

USB 2.0

DjVu Document

DjVu Document

CMOS Mix-Signal Circuit Design Baker

CMOS Mix-Signal Circuit Design Baker

untitled

untitled

7 Series FPGAs GTX/GTH Transceivers User Guide (UG476)

7 Series FPGAs GTX/GTH Transceivers User Guide (UG476)

ISSCC2021-T5-Calibration Techniques in ADCs

ISSCC2021-T5-Cali[..] Techniques in ADCs

模拟集成电路分析与设计

模拟集成电路分析与设计

摘要

NONE

NONE

Microsoft Word - Telescopic.doc

Microsoft Word - Telescopic.doc

Single miller capacitor frequency compensation technique for low power multistage amplifiers

Single miller capacitor frequency compensation technique for ...

CMOS Fractional-N Synthesizers: Design for High Spectral Purity and Monolithic Integration (The Springer International Series in Engineering and Computer Science)

CMOS Fractional-N Synthesizers: Design for High Spectral Purity ...

Bram De Muer & Michiel Steyaert

GPS接收机内带镜像抑制的中频滤波器设计

GPS接收机内带镜像抑制的中频滤波器设计

Memory systems_ cache, DRAM, disk -- Bruce Jacob, Spencer Ng, David Wang -- 2008 -- Morgan-Kaufmann -- 9780080553849 -- 744cd27339b303e7e5478e7cfaa15fb1 -- Anna’s Archive

Memory systems_ cache, DRAM, disk -- Bruce Jacob, Spencer Ng, ...

PWM/PFM 模式 DC-DC 升压转换器电路的设计

PWM/PFM 模式 DC-DC 升压转换器电路的设计

一种极低静态电流LDO线性稳压器的设计

一种极低静态电流LDO线性稳压器的设计

PLL频率合成器的杂散性能分析

PLL频率合成器的杂散性能分析

Category: The Xilinx LogiCORE IP CORDIC core implements a generalized coordinate rotational digital computer (CORDIC) algorithm.

Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,

Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,