低噪声快速建立的全片内LDO设计
未知
实验 带运放的带隙基准设计
USER
Next-Generation ADCs, High-Performance Power Management, and ...
ISSCC2021-SC4
CMOS Circuit Design, Layout, and Simulation, 3rd Edition (IEEE ...
R. Jacob Baker
DDR3存储器接口电路的设计与实现[..]
ADS应用详解：射频电路设计与仿真
陈艳华，李朝晖，夏玮编著
Enhanced phase noise modeling of fractional-N frequency synthesizers
H. Arora;N. Klemmer;J.C. Morizio;P.D. Wolf
软件无线电原理与应用 [楼才义，徐建良，杨小牛 编著] 2014年版
CN106656160A-上海集成[..]
集成电路掩模设计－基础版图技术
Microstrip Filters for RFMicrowave Applications, Second Edition ...
4<8=8AB@0B>@
模拟CMOS集成电路设计 答案(拉扎维)
ISSCC2021 Session 28
mssc.2015.Razavi-The StrongARM Latch
CMOS带隙电压基准的误差及其改进 陈浩琼
模拟集成电路分析与设计（第二版）
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.
Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,