SystemVerilog 验证方法学 - Verification Methodology Manual for SystemVerilog
Janick Bergeron & Eduard Cemy & Alan Hunter & Andrew Nightingale 著 & 夏宇闻 译
ISSCC2021-SC3-Clo[..] Clock Distribution, and Clock Management ...
未知
CMOS带隙电压基准的误差及其改进 陈浩琼
Low-noise monolithic amplifier design: Bipolar versus CMOS
Network Analysis and Feedback Amplifier Design 12th ed - H. ...
John
AN 812: Platform Designer System Design Tutorial
Intel Corporation
线性代数及其应用
04_TechActive.fm
Administrator
一种10 ppm oC低压CMOS带隙电压基准源设计 朱樟明
CNKI
High Performance SAR-based ADC Design in Deep Sub-micron CMOS
lei sun
How to Calculate Balun Performances using ADS Expressions
Che-Sheng Chen
Artificial Intelligence: A Modern Approach, Global Edition, ...
Stuart Russell / Peter Norvig
A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...
Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi
高速流水线模数转换器关键技术研究与[..]
Harmonic Balance for Nonlinear Vibration Problems
Malte Krack
基于运算放大器和模拟集成电路的电路[..] with Operational Amplifiers and Analog ...
Sergio Franco 著
14990665645773625[..]
Modified modeling of Miller compensation for two-stage operational ...
H.C. Yang;D.J. Allstot
Xilinx DS558, LogiCORE IP DDS Compiler v4.0, Data Sheet
Xilinx, Inc.