理工书库 lilin | Category: WISHBONE System-on-Chip (SoC)Interconnection Architecturefor Portable IP Cores

Discover (Random Books)

射频微电子学

射频微电子学

BSIM4 AND MOSFET MODELING FOR IC SIMULATION

BSIM4 AND MOSFET MODELING FOR IC SIMULATION

Hu, Chenming, Liu, Weidong

The Biquadratic Filter [A Circuit for All Seasons]

The Biquadratic Filter [A Circuit for All Seasons]

Finite element analysis with error estimators an introduction to the FEM and adaptive error analysis for engineering students (J. E. Akin) (Z-Library)

Finite element analysis with error estimators an introduction ...

Session 15

Session 15

射频接收机中模拟信道滤波器设计

射频接收机中模拟信道滤波器设计

Verilog数字VLSI设计教程

Verilog数字VLSI设计教程

【作者】李林编著

Analytical Phase-Noise Modeling and Charge Pump Optimization for Fractional-<formula formulatype="inline"><tex Notation="TeX">$N$</tex> </formula> PLLs

Analytical Phase-Noise Modeling and Charge Pump Optimization ...

Frank Herzel;Sabbir A. Osmany;J. Christoph Scheytt

Perl语言入门第六版

Perl语言入门第六版

CMOS电路芯片ESD保护电路设计技术的发展赵近

CMOS电路芯片ESD保护电路设计[..] 赵近

Virtuoso Multi-Mode Simulation with Spectre Platform

Virtuoso Multi-Mode Simulation with Spectre Platform

SARADC设计

SARADC设计

Guillermo Gonzalez

Guillermo Gonzalez

Microwave Transistor Amplifiers Analysis & Design

二级密勒补偿运算放大器

二级密勒补偿运算放大器

CIRCUIT SIMULATION METHODS and ALGORITHMS

CIRCUIT SIMULATION METHODS and ALGORITHMS

Analog Behavioral Modeling with the Verilog-A Language

Analog Behavioral Modeling with the Verilog-A Language

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge (XAPP1286)

7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...

高速数字电路设计中信号完整性分析与研究

高速数字电路设计中信号完整性分析与研究

Category: WISHBONE System-on-Chip (SoC)Interconnection Architecturefor Portable IP Cores

Wishbone B4

Wishbone B4