理工书库 lilin | Category: and optimizing Nios II processor-based embedded systems using Intel provided tools.

Discover (Random Books)

Power Management Techniques for Integrated Circuit Design

Power Management Techniques for Integrated Circuit Design

基于CMOS工艺的ESD器件及全芯片防护设计

基于CMOS工艺的ESD器件及全芯[..]

AMBA AXI Protocol Specification

AMBA AXI Protocol Specification

Session 20

Session 20

A 3.3-V 12-b 50-MS/s A/D converter in 0.6-/spl mu/m CMOS with over 80-dB SFDR - Solid-State Circuits, IEEE Journal of

A 3.3-V 12-b 50-MS/s A/D converter in 0.6-/spl mu/m CMOS with ...

ADS2011射频电路设计与仿真实例

ADS2011射频电路设计与仿真实例

高效率 PWM 控制电流型 DC-DC

高效率 PWM 控制电流型 DC-DC

2017 Book OperationalAmplifiers

2017 Book OperationalAmplif[..]

A precise on-chip voltage generator for a gigascale dram with a negative word-line scheme - Solid-State Circuits, IEEE Journal of

A precise on-chip voltage generator for a gigascale dram with ...

拉扎维《CMOS集成电路设计》答案手写版

拉扎维《CMOS集成电路设计》答案手写版

Verilog数字VLSI设计教程

Verilog数字VLSI设计教程

【作者】李林编著

拉扎维模拟CMOS集成电路第二版最新答案

拉扎维模拟CMOS集成电路第二版最新答案

Microstrip Filters for RFMicrowave Applications, Second Edition by JiaSheng Hong(auth.), Kai Chang(eds.) (z-lib.org)

Microstrip Filters for RFMicrowave Applications, Second Edition ...

IEEE Std 802.11b-1999

IEEE Std 802.11b-1999

How to Calculate Balun Performances using ADS Expressions

How to Calculate Balun Performances using ADS Expressions

Smoothing the Way for Digital Phase-Locked Loops: Clock Generation in the Future with Digital Signal Processing for Mitigating Spur and Interference

Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...

Cheng-Ru Ho & Mike Shuo-Wei Chen

0-306-47052-7_BookFrontmatter_OnlinePDF.pdf

0-306-47052-7_Boo[..]

射频微电子学 (Behzad Razavi) (Z-Library)

射频微电子学 (Behzad Razavi) (Z-Library)

Category: and optimizing Nios II processor-based embedded systems using Intel provided tools.

Embedded Design Handbook

Embedded Design Handbook

Intel Corporation