ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application ...
未知
A Low Power Two Stages CMOS OpAmp
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai
射频电路与芯片设计要点（中文版）
Relationship between frequency response and settling time of ...
B.Y.T. Kamath, R.G. Meyer & P.R. Gray
PHASE ERROR CANCELLATION
TI-CICC2006-A Sub-i V Low-Noise Bandgap Voltage Reference
学校代码 10530 学 号 201110061316
zxsr70885
ADS射频电路设计与仿真入门及应用实例
冯新宇著
Xilinx DS534, FIR Compiler v5.0, Data Sheet
Xilinx, Inc.
ISSCC2021 Session 17
全数字锁相环建模及分析代码-2014
Linear Circuit Transfer Functions: An Introduction to Fast Analytical ...
Christophe P. Basso
3P-EBK: CALCULUS EARLY TRANSCENDENTALS
Cadence高速电路板设计与仿真 信号与电源完整性分析 第5版
Verilog数字系统设计教程
CMOS模拟集成电路设计与仿真实例[..] ADE
SAR A／D转换器中电容失配问题的分析
Avalon Tri-state Conduit Components User Guide
Altera Corporation
Avalon® Interface Specifications
Intel Corporation