Analog Behavioral Modeling with the Verilog-A Language
未知
Session 3: Highlighted Chip Releases: Modern Digital SoCs
LDO模拟集成电路设计
一种高精密CMOS带隙基准源 王彦
Microsoft Word - Telescopic.doc
chwtang
MIPI高速数据接口的研究与实现
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
7 Series FPGAs GTX/GTH Transceivers User Guide (UG476)
Xilinx, Inc.
RC OSCILLATOR WITH ADDITIONAL NVERTER IN SERIES WITH CAPACTOR
<4D6963726F736F66[..]
linjie
Analog-Circuit-co[..]
A 2.7-V 900-MHz CMOS LNA and Mixer - Solid-State Circuits, IEEE ...
IEEE
Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture ...
Behzad Razavi
深入Linux内核架构
Numerical Methods in Engineering with Python (2005)
thesis.dvi
深入理解linux内核(第三版)
全数字锁相环建模及分析代码-2014
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...
Creating Qsys Components
Altera Corporation