Verilog数字系统设计教程
未知
A 76 dB 1.7 GHz 0.18 m CMOS Tunable TIA Using Broadband Current ...
Hossein Miri Lavasani & Wanling Pan & Brandon Harrington & Reza Abdolvand & Farrokh Ayazi
ISSCC2021-T7-Basic Design Approaches to Accelerating Deep Neural ...
Handbook of Power Management Circuits
CN105530002B-中电华大[..]
Microsoft PowerPoint - 第十一章 带隙基准 [兼容模式]
开关电源中张弛振荡器的研究与设计
ldmos tech
PrimeSim� User Guide: Pro and SPICE
Inc. Synopsys
High-Speed Architecture for a Programmable Frequency Divider ...
IEEE
Analog-to-Digital Conversion 3rd
COMS集成锁相环电路设计
Virtuoso Visualization and Analysis XL User Guide
Inc. Cadence Design Sys tems
ISSCC2021-SC4
VLSI Physical Design: From Graph Partitioning to Timing Closure
Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu
CMOS Mix-Signal Circuit Design Baker
高精度、快速瞬态响应LDO电路设计
Fundamentals of Digital Logic with Verilog Design, THIRD EDITION
Stephen Brown & Zvonko Vranesic
Avalon Verification IP Suite User Guide
Altera Corporation