ISSCC2021 Session 21
未知
电路设计仿真
jianggx
数字电子技术基础(第5版)习题解答
阎石
ISSCC2021-SC1-Int[..] to PLLs Phase Noise, Modeling, and Key ...
Session 20
PrimeSim� HSPICE® User Guide: Basic Simulation and Analysis
Inc. Synopsys
低功耗的高速高精度运放设计
Keliu Shu-2005 CMOS PLL Synthesizers Analysis and Design
Relationship between frequency response and settling time of ...
B.Y.T. Kamath, R.G. Meyer & P.R. Gray
THE DESIGN OF MASTER-SLAVE DLL FOR DDR2 SDRAM CONTROLLER IN ...
iccad095
Microsoft Word - 0TitlePageVbook.doc
VC
Phase Locked Loops for Wireless Communications
<4D6963726F736F66[..]
linjie
概率论基础教程 原书第9版
(美)罗斯著
Digital Logic and Computer Design
M. MORRIS MANO
Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,
Xilinx, Inc.
TI-CICC2006-A Sub-i V Low-Noise Bandgap Voltage Reference
eetop.cn 线性代数及其应用(英文第四版-Gi[..] Strang
Avalon Verification IP Suite User Guide
Altera Corporation