Delta-sigma ADC
jianggx
VLSI Physical Design: From Graph Partitioning to Timing Closure
Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu
te.2005.杨氏零点再发现
未知
ELKHOLY-DISSERTAT[..]
线性代数及其应用
PLL 设计仿真及应用
Roland E. Best
数字图像处理
（美）冈萨雷斯，（美）伍兹著
Introduction to AMBA Bus System
吳欣龍
Introduction to RF Power Amplifier Design and Simulation (Abdullah ...
HIGH SPEED AND LOW POWER DYNAMIC LATCH COMPARATOR
线性代数及其应用（第5版－Gilbert Strang
Diva Reference
Inc. Cadence Design Sys tems
【汉化】Static Timing Analysis for Nanometer DesignsA Practical ...
Microsoft Word - RFKitDoc_v1 3.doc
alanw
Artificial Intelligence A Modern Approach (4th Edition)
Microsoft PowerPoint - Loop Stability Analysis_V2
vishalsaxena
LDO与VLDO的设计原理及性能测试
深入Linux内核架构
PCI Express PHY v1.0 LogiCORE IP Product Guide
Xilinx, Inc.
7 Series FPGAs Gen2 Integrated Block for PCIe to AXI4-Lite Bridge ...
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon®-MM Interface ...
Intel Corporation