基于延迟锁相环的时钟发生器设计
未知
数字调制解调技术的MATLAB与F[..] Altera Verilog版 杜勇编著
Design techniques for cascoded CMOS op amps with improved PSRR ...
D.B. Ribner & M.A. Copeland
Advanced Computational Electromagnetic Methods and Applications
Yu, Li, Elsherbeni, Rahmat-Samii, Editors
Session 20
RISC-V IOMMU Architecture Specification
IOMMU Task Group
ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application ...
集成电路静态时序分析与建模
刘峰编著
A 25Gb/s PAM4 Transmitter in 90nm CMOS SOI
Author
DDS信号发生器的实现
Administrator
模拟集成电路设计与仿真
何乐年
RF ANALOG IC DESIGN PROJECT
ctao
Scaling LC Oscillators in Nanometer CMOS Technologies to a Smaller ...
Shih-An Yu & Peter R. Kinget
2005 Book ClockGeneratorsFo[..]
ee214b gmid
SystemVerilog验证 测试平台编写指南
CMOS集成电路EDA技术
作者
Low Drop-Out Voltage Regulators: Capacitor-less Architecture ...
Joselyn Torres & Mohamed El-Nozahi & Ahmed Amer & Seenu Gopalraju & Reza Abdullah & Kamran Entesari & Edgar Sanchez-Sinencio
Triple-Speed Ethernet Intel® FPGA IP User Guide
Intel Corporation