无线通信中的射频收发系统设计（英文版）
未知
High-Speed Architecture for a Programmable Frequency Divider ...
IEEE
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
SKILL Development of Parameterized Cells 5141
Analysis and Design of ESD Protection for Robust Low-Power Pierce ...
Kim B. Ostman & Erlend Strandvik & Phil Corbishley & Tor Oyvind Vedal & Mika Salmi
Herbst-MIT2011--A Low-Noise Bandgap Voltage Reference Employing ...
PCI Express Base r3.0
EE214: Analog Integrated Circuit Design
murmann
实例讲解multisim10电路仿真
DesignWare Foundation Cores Installation and Setup Guide, Version ...
Synopsys, Inc.
CN104977963A-兆易创新[..]
Scaling LC Oscillators in Nanometer CMOS Technologies to a Smaller ...
Shih-An Yu & Peter R. Kinget
纳米级CMOS逐次逼近A D转换器设计研究与实现
一种带过温过流过压保护的LDO设计
Millimeter-Wave Frequency Reconfigurable Dual-Band CMOS Power ...
Jaehun Lee & Ji-Seon Paek & Songcheol Hong
Physical design essentials an ASIC design implementation perspective ...
Scaling <formula formulatype="inli[..] Notation="TeX">$L[..] ...
eetop.cn Matching
Nios II Processor Reference Guide
Intel Corporation