理工书库 lilin | Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

Discover (Random Books)

ISSCC2021-T2-Fundamentals of Memory Subsystem Design for HPC and AI

ISSCC2021-T2-Fund[..] of Memory Subsystem Design for HPC and ...

Universal Verification Methodology (UVM) Cookbook

Universal Verification Methodology (UVM) Cookbook

Functional Verification Methodology Team - Mentor & A Siemens Business

使用ADS对多个S参数进行离散扫描

使用ADS对多个S参数进行离散扫描

XU,YUE (K-China,ex1)

Analog-Circuit-compilation-yang-1

Analog-Circuit-co[..]

Modeling Jitter in PLL-based Frequency Synthesizers

Modeling Jitter in PLL-based Frequency Synthesizers

Session 24: Advanced Embedded Memories

Session 24: Advanced Embedded Memories

Mechanical Design Handbook Measurement, Analysis and Control of Dynamic Systems (Handbooks) (Harold Rothbart, Thomas Brown) (Z-Library)

Mechanical Design Handbook Measurement, Analysis and Control ...

高速信令-抖动建模-分析预算

高速信令-抖动建模-分析预算

Design of Chopper-Stabilized Amplifiers With Reduced Offset for Sensor Applications

Design of Chopper-Stabilized Amplifiers With Reduced Offset ...

天线理论与设计第2版

天线理论与设计第2版

W.L) 斯塔兹曼(Stutzman (作者) & 蒂尔 (Thiele.G.A) (作者) & 朱守正 (译者)

相位噪声、通行链路预算

相位噪声、通行链路预算

$Wideband RF PLL fractional/integer frequency synthesizer with integrated VCOs and LDOs$

Wideband RF PLL fractional/integer frequency synthesizer with ...

STMICROELECTRONICS

RF Microelectronics 2nd

RF Microelectronics 2nd

eetop.cn Matching

eetop.cn Matching

Verilog数字系统设计教程

Verilog数字系统设计教程

Session 30

Session 30

Session 5: Analog Interfaces

Session 5: Analog Interfaces

ZigBee低中频接收机中复数滤波器的设计

ZigBee低中频接收机中复数滤波[..]

Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

JESD204 v7.2 LogiCORE IP Product Guide (PG066)