理工书库 lilin | Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

Discover (Random Books)

SARADC设计

SARADC设计

A 3.3-V 12-b 50-MS/s A/D converter in 0.6-/spl mu/m CMOS with over 80-dB SFDR - Solid-State Circuits, IEEE Journal of

A 3.3-V 12-b 50-MS/s A/D converter in 0.6-/spl mu/m CMOS with ...

一种快速瞬态响应的无片外电容LDO稳压器设计

一种快速瞬态响应的无片外电容LDO[..]

ADS中噪声源使用验证

ADS中噪声源使用验证

XU,YUE (K-China,ex1)

ISSCC2021-1 3

ISSCC2021-1 3

Generate ESD Source in ADS

Generate ESD Source in ADS

TU,NASH (K-Taiwan,ex1)

CIRCUIT SIMULATION METHODS and ALGORITHMS

CIRCUIT SIMULATION METHODS and ALGORITHMS

低中频接收机中复数滤波器的设计

低中频接收机中复数滤波器的设计

2016 Book Transformer-BasedDesignTechniq

2016 Book Transformer-Based[..]

BSIM4 AND MOSFET MODELING FOR IC SIMULATION

BSIM4 AND MOSFET MODELING FOR IC SIMULATION

Hu, Chenming, Liu, Weidong

微波工程

微波工程

基于CMOS工艺的全芯片ESD保护电路设计

基于CMOS工艺的全芯片ESD保护[..]

信号与系统 MATLAB综合实验

信号与系统 MATLAB综合实验

ISSCC2021-T5-Calibration Techniques in ADCs

ISSCC2021-T5-Cali[..] Techniques in ADCs

introduction.ppt

introduction.ppt

A High-swing Cmos Telescopic Operational Amplifier - Solid-State Circuits, IEEE Journal of

A High-swing Cmos Telescopic Operational Amplifier - Solid-State ...

Constraining Designs for Synthesis and Timing Analysis A Practical Guide to Synopsys Design Constraints (SDC) (Sridhar Gangadharan, Sanjay Churiwala (auth.)) (z-lib.org)

Constraining Designs for Synthesis and Timing Analysis A Practical ...

A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure

A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...

Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin

Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

JESD204 v7.2 LogiCORE IP Product Guide (PG066)