理工书库 lilin | Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

Discover (Random Books)

CMOS模拟集成电路设计布局仿真-Baker-2th

CMOS模拟集成电路设计布局仿真-[..]

ISSCC2021-T8-On-Chip Interconnects Basic Concepts, Designs, and Future Opportunities

ISSCC2021-T8-On-Chip Interconnects Basic Concepts, Designs, ...

一种带瞬态响应增强的无电容型LDO

一种带瞬态响应增强的无电容型LDO

现代接收机

现代接收机

Constraining Designs for Synthesis and Timing Analysis A Practical Guide to Synopsys Design Constraints (SDC) (Sridhar Gangadharan, Sanjay Churiwala (auth.)) (z-lib.org)

Constraining Designs for Synthesis and Timing Analysis A Practical ...

ISSCC 2019 Digest of Technical Papers

ISSCC 2019 Digest of Technical Papers

UVM实战（卷Ⅰ)

UVM实战（卷Ⅰ)

RF Microelectronics

RF Microelectronics

Charge Pump Circuit Design [Pan, Feng and Samaddar, Tapan] Good Edition

Charge Pump Circuit Design [Pan, Feng and Samaddar, Tapan] Good ...

数字信号处理的FPGA实现(第3版)中文版

数字信号处理的FPGA实现(第3版[..]

$Enhanced phase noise modeling of fractional-N frequency synthesizers$

Enhanced phase noise modeling of fractional-N frequency synthesizers

H. Arora;N. Klemmer;J.C. Morizio;P.D. Wolf

模拟集成电路设计与仿真

模拟集成电路设计与仿真

一个全差分运放电路的设计

一个全差分运放电路的设计

一种基于LDO稳压器的带隙基准电压源设计

一种基于LDO稳压器的带隙基准电压源设计

Universal Verification Methodology (UVM) Cookbook

Universal Verification Methodology (UVM) Cookbook

Functional Verification Methodology Team - Mentor & A Siemens Business

无输出电容的瞬态增强NMOS LDO

无输出电容的瞬态增强NMOS LDO

DjVu Document

DjVu Document

PCI Express Base r3.0

PCI Express Base r3.0

Category: This core implements a JESD204B interface supporting a line rate of up to 12.5 Gb/s on 1- 12 lanes using GTX or GTH transceivers in Zynq-7000 AP SoC devices

JESD204 v7.2 LogiCORE IP Product Guide (PG066)

JESD204 v7.2 LogiCORE IP Product Guide (PG066)