理工书库 lilin | Category: This core connects one or more AXI memory-mapped master devices to one or more memory-mapped slave devices.

Discover (Random Books)

基于一种SIFT优化算法的图像检索

基于一种SIFT优化算法的图像检索

eetop.cn 电路分析

eetop.cn 电路分析

高性能音频Delta-Sigma数据转换器的设计与优化技术研究

高性能音频Delta-Sigma数[..]

IEEE Std 802.11g-2003 [Amendment to IEEE Std 802.11, 1999 Edition (Reaff 2003) as amended by IEEE Stds 802.11a-1999, 802.11b-1999, 802.11b-1999/Cor 1-2001, and 802.11d-2001], Amendment 4: Further Higher Data Rate Extension in the 2.4 GHz Band

IEEE Std 802.11g-2003 [Amendment to IEEE Std 802.11, 1999 Edition ...

LAN/MAN Standards Committee of the IEEE Computer Society

Differential Equations Theory, Technique, and Practice by George Simmons, Steven Krantz (z-lib.org)

Differential Equations Theory, Technique, and Practice by George ...

93.张强-高性能Rail to Rail恒定跨导CMOS运算放大器

93.张强-高性能Rail to Rail恒定跨导CMOS运算放大器

一种低静态电流瞬态增强的无电容型LDO设计

一种低静态电流瞬态增强的无电容型L[..]

AMBA 4 AXI4-Stream Protocol Specification

AMBA 4 AXI4-Stream Protocol Specification

HIGH QUALITY PARALLEL RESONANCE OSCILLATOR

HIGH QUALITY PARALLEL RESONANCE OSCILLATOR

e采样与adc

e采样与adc

mssc.2015.Razavi-The StrongARM Latch

mssc.2015.Razavi-The StrongARM Latch

ESD Analog Circuits and Design

ESD Analog Circuits and Design

Mechanical Design Handbook Measurement, Analysis and Control of Dynamic Systems (Handbooks) (Harold Rothbart, Thomas Brown) (Z-Library)

Mechanical Design Handbook Measurement, Analysis and Control ...

高性能流水线模数转换器及其数字校准技术研究贾华宇

高性能流水线模数转换器及其数字校准[..] 贾华宇

bstj.1932.Nyquist, H.-Regeneration Theory

bstj.1932.Nyquist, H.-Regeneration Theory

一种带软启动电路的带隙基准电压源的实现张科

一种带软启动电路的带隙基准电压源的实现张科

Next-Generation ADCs, High-Performance Power Management, and Technology Considerations for Advanced Integrated Circuits Advances in Analog Circu

Next-Generation ADCs, High-Performance Power Management, and ...

Physical design essentials an ASIC design implementation perspective (Khosrow Golshan) (z-lib.org)

Physical design essentials an ASIC design implementation perspective ...

Category: This core connects one or more AXI memory-mapped master devices to one or more memory-mapped slave devices.

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)