理工书库 lilin | Category: This core connects one or more AXI memory-mapped master devices to one or more memory-mapped slave devices.

Discover (Random Books)

Harmonic balance finite element method applications in nonlinear electromagnetics and power systems (Lu, Junwei Yamada, Sotoshi Zhao, Xiaojun) (z-lib.org)

Harmonic balance finite element method applications in nonlinear ...

Session 16

Session 16

最优控制理论与应用

最优控制理论与应用

射频微电子学

射频微电子学

概率论与数理统计 (同济大学数学系) (Z-Library)

概率论与数理统计 (同济大学数学系) (Z-Library)

Abidi-Pan, Hui.University of California, Los Angeles

Abidi-Pan, Hui.University of California, Los Angeles

Power Management Techniques for Integrated Circuit Design

Power Management Techniques for Integrated Circuit Design

Fundamental Principles Behind the Sigma-Delta ADC Topology Part 1

Fundamental Principles Behind the Sigma-Delta ADC Topology Part ...

Michael Clifford & Analog Devices Inc

$Wideband RF PLL fractional/integer frequency synthesizer with integrated VCOs and LDOs$

Wideband RF PLL fractional/integer frequency synthesizer with ...

STMICROELECTRONICS

LDO过流与温度保护电路的分析与设计

LDO过流与温度保护电路的分析与设计

Analog IC Design with Low-Dropout Regulators, Second Edition

Analog IC Design with Low-Dropout Regulators, Second Edition

Www.Yutou.Org Ebook Team!

CN101969305B-威盛电子2012-Potential conversion circuit

CN101969305B-威盛电子[..] conversion circuit

Physical design essentials an ASIC design implementation perspective (Khosrow Golshan) (z-lib.org)

Physical design essentials an ASIC design implementation perspective ...

ESD Design and Synthesis (1)

ESD Design and Synthesis (1)

SAR ADC和SD ADC设计-工业应用

SAR ADC和SD ADC设计-工业应用

DIFFERENTIAL EQUATIONS WITH APPLICATIONS AND HISTORICAL NOTES

DIFFERENTIAL EQUATIONS WITH APPLICATIONS AND HISTORICAL NOTES

George F. Simmons

Delta-sigma ADC

Delta-sigma ADC

Practical RF Circuit Design for Modern Wireless Systems_ Passive Circuits and Systems Volume I

Practical RF Circuit Design for Modern Wireless Systems_ Passive ...

Category: This core connects one or more AXI memory-mapped master devices to one or more memory-mapped slave devices.

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)