THE DESIGN OF MASTER-SLAVE DLL FOR DDR2 SDRAM CONTROLLER IN ...
iccad095
Static Timing Analysis final
未知
Tempus User Guide
Inc. Cadence Design Sys tems
一种应用于LDO的CMOS误差放大器设计
DESIGN WITH OPERATIONAL AMPLIFIERS AND
信号与系统（奥本海姆）
Microsoft Word - CummingsSNUG2008B[..]
cliffc
CMOS模拟集成电路设计布局仿真-[..]
基于一种SIFT优化算法的图像检索
雨林木风
射频电路与芯片设计要点（中文版）
DCDC-EECS-2011-94
EESM692
Prof. Alex Leung
TrnoiseAN.fm
mtian
低功耗CMOS逐次逼近型模数转换器
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai
Noise and Spurious Tones Management Techniques for Multi-GHz ...
Adrian Maxim
射频微电子学
Zhiping Yu
A 470-nA Quiescent Current and 92.7%/94.7[..] Efficiency ...
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
Xilinx, Inc.