理工书库 lilin | Category: AXI3

Discover (Random Books)

Constraining Designs for Synthesis and Timing Analysis A Practical Guide to Synopsys Design Constraints (SDC) (Sridhar Gangadharan, Sanjay Churiwala (auth.)) (z-lib.org)

Constraining Designs for Synthesis and Timing Analysis A Practical ...

Advanced Opamp Topologies (Part II)

Advanced Opamp Topologies (Part II)

Michael H. Perrott

有限元方法（第五版）第一卷基本原理

有限元方法（第五版）第一卷基本原理

（英）O.C.Zienkiewicz （美）R.L.Taylor著

数值分析

数值分析

Introduction to Linear Algebra by Gilbert Strang (z-lib.org)

Introduction to Linear Algebra by Gilbert Strang (z-lib.org)

High-Speed Architecture for a Programmable Frequency Divider and a Dual-Modulus Prescaler - Solid-State Circuits, IEEE Journal of

High-Speed Architecture for a Programmable Frequency Divider ...

USB 3 1 r1.0

USB 3 1 r1.0

频率补偿研究心得

频率补偿研究心得

ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application Considerations

ISSCC2021-SC2-PLL Architectures, Tradeoffs, and Key Application ...

基于斩波技术的CMOS运算放大器失调电压的消除设计

基于斩波技术的CMOS运算放大器失[..]

Spectre Circuit Simulator Components and Device Models Reference

Spectre Circuit Simulator Components and Device Models Reference

Inc. Cadence Design Sys tems

Nano-scale CMOS Analog Circuits: Models and CAD Techniques for High-Level Design

Nano-scale CMOS Analog Circuits: Models and CAD Techniques for ...

Verilog HDL Design Examples

Verilog HDL Design Examples

Joseph Cavanagh

Nonlinear Circuit Simulation and Modeling Fundamentals for Microwave Design (The Cambridge RF and Microwave Engineering Series) by José Carlos Pedro, David E. Root, Jianjun Xu, Luís Cótimos Nunes (z-lib.o

Nonlinear Circuit Simulation and Modeling Fundamentals for Microwave ...

射频设计中的层次化建模

射频设计中的层次化建模

eetop.cn Matching

eetop.cn Matching

补偿电路总结

补偿电路总结

Analysis and design of monolithic, high PSR, linear regulators for SoC applications - SOC Conference, 2004. Proceedings. IEEE International

Analysis and design of monolithic, high PSR, linear regulators ...

Category: AXI3

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)

AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)