Michiel Steyaert CMOS CELLULAR RECEIVER FRONT-ENDS
未知
Session 20: High-Performance VCOs
数值分析（第5版）习题解答 (李庆扬) (z-lib.org)
离散数学及其应用
Session 36
CMOS Analog Circuit Design
4<8=8AB@0B>@
CMOS Circuit Design, Layout, and Simulation
Baker, R. Jacob
Low-Jitter Process-Independent DLL and PLL Based on Self-Biased ...
IEEE
CMOS电路芯片ESD保护电路设计[..] 赵近
509764_1_En_Print[..]
0014813
Bandgap & LDO-李福乐
Administrator
Calibre® DESIGNrev Layout Viewer User's Manual
Siemens Industry Software
概率论与数理统计 (同济大学数学系) (Z-Library)
深入Linux内核架构
Chap1_20160228_4.dvi
electronic devices
Thomas L. Floyd
2010_FrontMatter_[..]
Steve Bonney
微电子电路 （下册） （第5版）
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.