RF and Microwave Power Amplifier Design
Andrei Grebennikov
ESD Design and Synthesis (1)
未知
Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...
Cheng-Ru Ho & Mike Shuo-Wei Chen
Microsoft PowerPoint - Random_Offset_CMO[..]
Mama
数值分析基础（第三版） (关治、陆金甫) (z-lib.org)
Three Stages CMOS OpAmp
集成电路版图设计 [陆学斌 主编] 2012年版
A comparative study of various current mirror configurations_ ...
Bhawna Aggarwal & Maneesha Gupta & A.K. Gupta
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
Sweetspot
模拟集成电路设计精粹——Analog Design Essentials
Willy M.C. Sansen 著 & 陈莹梅 译 & 王志功 审校
lnaDesign4
Raed Abd-Alhameed
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
Xilinx, Inc.
拉扎维 数据转换器设计 原版
Xilinx DS249 LogiCORE IP CORDIC v4.0, Data Sheet,
The Design of CMOS Radio-Frequency Integrated Circuits, Second ...
Thomas H. Lee
DIT-FFT至简设计实现法
luke
Digital Control
IEEE Standard for Ethernet