基于延迟锁相环的时钟发生器设计
未知
一种具有温度补偿的带隙基准源及其输[..] 何捷
设计Bandgap时考虑的几个问题
yzx
ESD Design and Synthesis
数字信号处理及其matlab实现
Lee
NoiseDesign.dvi
man_mentor_vip_ax[..]
merickso
Analysis and Design of Analog Integrated Circuits, 5th Edition
Paul R. Gray
锁相环(PLL)电路设计与应用
(日)远坂俊昭 著 何希才译
AXI Interconnect v2.1 LogiCORE IP Product Guide (PG059)
Xilinx, Inc.
Verilog HDL Design Examples
Joseph Cavanagh
Analog Circuit Design Volume Three
Bob Dobkin,John Hamburger
普林斯顿概率论读本 (史蒂文．J．米勒 (Steven J. Miller)) (Z-Library)
ISSCC 2019 Digest of Technical Papers
一种适用于DDR内存驱动的LDO芯片设计
CN104391533A-High[..] (power supply rejection ratio) LDO (low ...
CMOS Fractional-N Synthesizers: Design for High Spectral Purity ...
Bram De Muer & Michiel Steyaert
锁相环相位噪声与环路带宽的关系分析
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...