Quantus Techgen Reference Manual
未知
Understanding Jitter and Phase Noise : A Circuits and Systems ...
Nicola Da Dalt; Ali Sheikholeslami & Ali Sheikholeslami
Keliu Shu-2005 CMOS PLL Synthesizers Analysis and Design
Session 16: Computation in Memory
射频接收机中模拟信道滤波器设计
AM-PM distorion
Handbook of Power Management Circuits-Haruo Kobayashi
模拟集成电路设计精粹——Analog Design Essentials
Willy M.C. Sansen 著 & 陈莹梅 译 & 王志功 审校
模拟集成电路设计与仿真-何乐年
Edward
Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...
Cheng-Ru Ho & Mike Shuo-Wei Chen
高性能低压差线性稳压器研究与设计
无线通信中的射频收发系统设计（英文版）
Design Optimization of Power and Area of Two-Stage CMOS Operational ...
Telugu Maddileti;Govindarajulu Salendra;Chandra Mohan Reddy ...
Creating Qsys Components
Altera Corporation
Spectre Circuit Simulator and Accelerated Parallel Simula tor ...
Inc. Cadence Design Sys tems
CMOS射频集成电路分析与设计 (池保勇, 余志平, 石秉学) (z-lib.org)
Spectre Classic Simula tor, Spectre APS, Spectre X, Spectre ...
Microsoft Word - RDK FractN PLL Tutorial v1.0 090420
ramullen
Vivado Design Suite User Guide: Logic Simulation (UG900)
Xilinx, Inc.