PLL WITH LOW SPURS
未知
Michiel Steyaert CMOS CELLULAR RECEIVER FRONT-ENDS
反馈运算放大器电路的噪声分析和设计
带隙基准电路的研究
<CCC6B3A4CEC4>
TI-CICC2006-A Sub-i V Low-Noise Bandgap Voltage Reference
一种适用于DDR内存驱动的LDO芯片设计
模拟电路与数字电路
林捷
CMOS Schmitt trigger design - Circuits and Systems I: Fundamental ...
IEEE
模拟集成电路的分析与设计格雷 第四版
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
Session 3: Highlighted Chip Releases: Modern Digital SoCs
Internal and external op-amp compensation: a control-centric ...
Design Procedures for Three-Stage CMOS OTAs With Nested-Miller ...
DELAY LOCKLOOP CIRCUIT
Linear Circuit Transfer Functions: An Introduction to Fast Analytical ...
Christophe P. Basso
锁相环技术(第3版)——Phase[..] Techniques, Third Edition
Floyd M. Gardner 著 & 姚剑清 & 译
Presentation
Gaurav Singh
LDO设计论文
Zhangwen Tang
Vivado Design Suite User Guide: Logic Simulation (UG900)
Xilinx, Inc.