Modified modeling of Miller compensation for two-stage operational ...
H.C. Yang;D.J. Allstot
A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...
Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin
TheDesigner’sGuid[..]
未知
Enhanced phase noise modeling of fractional-N frequency synthesizers
H. Arora;N. Klemmer;J.C. Morizio;P.D. Wolf
CMOS Circuit Design, Layout, and Simulation, 3rd Edition (IEEE ...
R. Jacob Baker
ANALOG CMOS IC DESIGN 模拟CMOS集成电路设计
魏廷存 & 陈莹梅 & 胡正飞
DELAY LOCKLOOP CIRCUIT
Introduction to AMBA Bus System
吳欣龍
A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier - Solid-State Circuits, ...
IEEE
PlanarSpiralInduc[..]
ISSCC2017-24 Visuals(2)
Advanced Electromagnetic Computation
Dikshitulu K. Kalluri
A 1.24 μA Quiescent Current NMOS Low Dropout Regulator With ...
Raveesh Magod & Bertan Bakkaloglu & Sanjeev Manandhar
5.0Gbps高速串行USB3.0[..]
信号与系统（奥本海姆）
High-Frequency Integrated Circuits
Voinigescu, Sorin
PHASE-INTERPOLATOR BASED PLL FREQUENCY SYNTHESIZER
1V供电的低噪声带隙基准电压源
Vivado Design Suite User Guide: Logic Simulation (UG900)
Xilinx, Inc.