CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
Calibre® DefectReview User's Manual
Siemens Industry Software
Session 6
未知
ISSCC2021-SC3-Clo[..] Clock Distribution, and Clock Management ...
LOCK DETECTION CIRCUIT AND LOCK (56) Oct. 18, 2011 References ...
Memory systems_ cache, DRAM, disk -- Bruce Jacob, Spencer Ng, ...
一种新型CMOS误差放大电路的设计 来新泉
基于功耗优化的Pipelined+[..] (1)
Calibre® DESIGNrev Reference Manual
射频接收机中模拟信道滤波器设计
Relationship between frequency response and settling time of ...
B.Y.T. Kamath, R.G. Meyer & P.R. Gray
AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.
RFIC2 Razavi
二级密勒补偿运算放大器
Ray
Microwave Circuit Design: A Practical Approach Using ADS
Yeom, Kyung-Whan
Next-Generation ADCs, High-Performance Power Management, and ...
微带电路
Parallel Sparse Direct Solver for Integrated Circuit Simulation ...
锁相环技术(第3版)——Phase[..] Techniques, Third Edition
Floyd M. Gardner 著 & 姚剑清 & 译