AXI Memory Mapped to PCI Express (PCIe) Gen2 v2.8 LogiCORE IP ...
Xilinx, Inc.
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
APR8 - Principles of Sigma-Delta Modulation for Analog-to-Digital ...
未知
基于自偏置技术的锁相环设计 刘克赛2019
刘克赛
The Definitive ANTLR 4 Reference
Terence Parr
A CMOS Chopper Opamp with Integrated Low-Pass Filter
AMBA AXI Protocol Specification
ARM Limited
ISSCC2021 Session 23
Solution-for-Design of Analog CMOS Integrated Circuits 2nd
Three Stages CMOS OpAmp
自动控制原理
零点极点
TCASⅡ 202212
Frequency Compensation of Op-amp and its types Circuit Digest
Circuit Techniques for Reducing the Effects of Op-Amp Imperfections: ...
IEEE
微波工程
David M. Pozar
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
<4D6963726F736F66[..]
linjie
Design Procedure for Two-Stage CMOS Opamp using gm/ID design ...
Bakr Hesham & El-Sayed Hasaneen & Hesham F. A. Hamed