Analysis and Design of ESD Protection for Robust Low-Power Pierce ...
Kim B. Ostman & Erlend Strandvik & Phil Corbishley & Tor Oyvind Vedal & Mika Salmi
Understanding Jitter Requirements of PLL-Based Processors Application ...
ANALOG DEVICES INC.
超标量处理器设计 (姚永斌) (z-lib.org)
未知
Microsoft Word - RFKitDoc_v1 3.doc
alanw
CMOS模拟集成电路3艾伦-英文版
4<8=8AB@0B>@
深亚微米CMOS工艺ESD器件结构[..]
微软用户
数字信号处理的FPGA实现(第3版[..]
Seven Steps to Successful Analog-to-Digital Signal Conversion ...
Analog Devices, Inc.
USB 3.0中五分频电路设计
TOM
大电流、高稳定性的LDO线形稳压器
CMOS Mix-Signal Circuit Design Baker
一种大电流LDO稳压器的设计
Traveling Wave Analysis of Partial Differential Equations Numerical ...
CMOS模拟集成电路版图设计与验证 基于Cadence Virtuoso与Mentor Calibre
尹飞飞
Synthesis and Optimization of Digital Circuits (Giovanni De ...
RFIC2 Razavi Solution
A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process
Wenzha Yang & Yi Zhang & Enwen Dai & ZhiLin Feng & Wei Li
HSPICE/SPICE Interface Reference
Inc. Cadence Design Sys tems
A Single-Trim CMOS Bandgap Reference With aInaccuracy of0.15% ...
Guang Ge & Cheng Zhang & Gian Hoogzaad & Kofi A. A. Makinwa