A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...
Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin
LDO设计小结二
zeng zhen
hfss3dlayout
Kezhou Li
1.5Bit 级pipelined+ADC典型单[..]
未知
Triple-Speed Ethernet Intel® FPGA IP User Guide
Intel Corporation
Internal and external op-amp compensation: a control-centric ...
CMOS集成电路版图+概念、方法与[..]
适用于高速闪存的超快无片外电容LDO
Memory systems_ cache, DRAM, disk -- Bruce Jacob, Spencer Ng, ...
低压低功耗电流模CMOS带隙基准电路 孔令荣
S_Para_E.PM6
Dz@PMAN-PC2
锁相环技术(第3版)——Phase[..] Techniques, Third Edition
Floyd M. Gardner 著 & 姚剑清 & 译
Design Procedure for Two-Stage CMOS Transconductance Operational ...
Electronic Circuit and System Simulation Methods
Lawrence T. Pillage, Ronald A. Rohrer, Chandramouli Visweswariah
阻抗匹配与史密斯（Smith）圆图[..]
compact trimming design of a high precision reference
信号与系统 MATLAB综合实验
一种高摆率低功耗无片外电容的LDO设计
IEEE Standard for Ethernet