模拟CMOS集成电路设计 第2版14609998
未知
CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and ...
D.J. Foley;M.P. Flynn
Session 2: Highlighted Chip Releases: 5G and Radar Systems
基于一种SIFT优化算法的图像检索
雨林木风
PrimeSim� HSPICE® User Guide: Signal Integrity Modeling and ...
Inc. Synopsys
eetop.cn 电路分析
VLSI Physical Design: From Graph Partitioning to Timing Closure
Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu
射频电路与芯片设计要点（中文版）
射频电路设计-理论与应用 中文第1版
抗浪涌静电器件防护机理与片上集成实验研究
Legend User
CMOS射频集成电路分析与设计 清华池保勇
Verilog HDL Design Examples
Joseph Cavanagh
Allen CMOS模拟集成电路设计解答
Introduction to RF Power Amplifier Design and Simulation (Abdullah ...
计算电磁学要论 by 盛新庆 (z-lib.org)
CNKI
Abraham uta GPIO ESD
Administrator
RF and Microwave Power Amplifier Design, Second Edition
Andrei Grebennikov
Precise delay generation using coupled oscillators
J.G. Maneatis & M.A. Horowitz
Calibre® PERC User's Manual
Siemens Industry Software
Calibre® Query Server Manual
Standard Verification Rule Format (SVRF) Manual 2023
Standard Verification Rule Format (SVRF) Manual 2020
Mentor Graphics Corporation