Smoothing the Way for Digital Phase-Locked Loops: Clock Generation ...
Cheng-Ru Ho & Mike Shuo-Wei Chen
Fundamentals of Layout Design for Electronic Circuits
Jens Lienig Juergen Scheible
AM-PM distorion
未知
Laker-Sansen-Design of Analog Integrated Circuits and Systems ...
Operation and Modeling of the MOS Transistor 3rd
CMOS模拟集成电路设计
（美）艾伦，（美）霍尔伯格著
Gray Hurst Analysis and Design of Analog Integra
基准源和温度检测模块设计-tang[..]
zwtang
DCDC-EECS-2011-94
二级密勒补偿运算放大器
Ray
Bandgap & LDO-李福乐
Administrator
A 2-dB noise figure 900-MHz differential CMOS LNA - Solid-State ...
Enhanced phase noise modeling of fractional-N frequency synthesizers
H. Arora;N. Klemmer;J.C. Morizio;P.D. Wolf
A comparative study of various current mirror configurations_ ...
Bhawna Aggarwal & Maneesha Gupta & A.K. Gupta
一种快速瞬态响应无电容型LDO的设计
ISSCC2021-T7-Basic Design Approaches to Accelerating Deep Neural ...
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation
Chun-Cheng Liu & Soon-Jyh Chang & Guan-Ying Huang & Ying-Zu Lin & Chung-Ming Huang & Chih-Hao Huang & Linkai Bu & Chih-Chung Tsai
一种应用于LDO的高性能过温保护电路设计
ADS Interoperability for RFIC Design with ADS 2016.01
Keysight EEsof EDA