一种快速瞬态响应双环路LDO稳压器的设计
未知
PCI.Express.Base.2.0
Microsoft PowerPoint - PLLnoise_jitter02[..] [相容模式]
cwhsu
模拟IC设计
格雷
A 240-nA Quiescent Current, 95.8% Efficiency AOT-Controlled ...
Wenbin Huang & Lianxi Liu & Xufeng Liao & Chengzhi Xu & Yonyuan Li
thesis.dvi
ldmos tech
A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...
Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin
基于全反馈的高稳定性LDO线性稳压器
IEEE Standard for Ethernet
A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier - Solid-State Circuits, ...
IEEE
Microsoft Word - AXI protocol 翻译.doc
<C0EECBB6>
man_mentor_vip_ax[..]
merickso
锁相环(PLL)电路设计与应用
(日)远坂俊昭 著 何希才译
Session 13: Cyro-CMOS for Quantum Computing
半导体器件物理与工艺（第三版）参考答案
USER
Abidi-Pan, Hui.University of California, Los Angeles
Calibre xACT Quick Reference
Siemens Industry Software
A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...
Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi
Modeling Jitter in PLL-based Frequency Synthesizers
Ken Kundert