Handbook of Power Management Circuits
未知
COMS集成锁相环电路设计
一种快速瞬态响应的无片外电容LDO
ISSCC2021 Session 15
PLL WITH LOW SPURS
Universal Verification Methodology (UVM) Cookbook
Functional Verification Methodology Team - Mentor & A Siemens Business
A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
模拟集成电路设计
compact trimming design of a high precision reference
AN 812: Platform Designer System Design Tutorial
Intel Corporation
12位50Msps流水线A D转换器的研究与设计
Guillermo Gonzalez
Microwave Transistor Amplifiers Analysis & Design
高速数字电路设计中信号完整性分析与研究
2004Beek
ESD Design and Synthesis
Distributed MOS varactor biasing for VCO gain equalization in ...
J. Mira & T. Divel & S. Ramet & J.-B. Begueret & Y. Deval
Digitally-assisted design of data converters
4<8=8AB@0B>@
PHASE-INTERPOLATOR BASED PLL FREQUENCY SYNTHESIZER
Frequency Reconfigurable mm-Wave Power Amplifier With Active ...
Chandrakanth R. Chappidi & Kaushik Sengupta