模拟集成电路设计与仿真
何乐年
2-Stage OTA Design
未知
IP3 and Intermodulation Guide | Maxim Integrated
Verilog HDL Design Examples
Joseph Cavanagh
Generate ESD Source in ADS
TU,NASH (K-Taiwan,ex1)
带隙基准电路的研究
<CCC6B3A4CEC4>
Algorithms for VLSI Physical Design Automation, 3E
Naveed Sherwani
ISSCC2021-T10-Fun[..] of Fully-Integrated Voltage Regulators
Session 32: Frequency Synthesizers
带温度补偿的高精度CMOS振荡器的[..] (1)
MIPI高速数据接口的研究与实现
一种无片外电容LDO的瞬态增强电路设计
Session 18
一种具有高电源抑制比的低功耗CMO[..] 汪宁
LDO中过温保护电路的设计
sido buck converter
Duyu Liu & Xinzhi Liu & Hao Chen & Shouming Zhong
AMBA总线规范_V2.0
kongsuo
Michiel Steyaert CMOS CELLULAR RECEIVER FRONT-ENDS
Frequency Reconfigurable mm-Wave Power Amplifier With Active ...
Chandrakanth R. Chappidi & Kaushik Sengupta