ISSCC2021-T10-Fun[..] of Fully-Integrated Voltage Regulators
未知
Understanding Jitter Requirements of PLL-Based Processors Application ...
ANALOG DEVICES INC.
一种带过温保护和折返电流限的LDO设计
Constraining Designs for Synthesis and Timing Analysis A Practical ...
高速低功耗逐次逼近式ADC研究与实现
基于Latch的CMOS动态比较器的研究
开关变换器的建模与控制 318页 20.6M 书签版
用于射频SOC芯片的低噪声高电源抑[..]
模拟IC 艾伦答案
一种低静态电流瞬态增强的无电容型L[..]
ISSCC2021-SC1
RFIC2 Razavi
CMOS Schmitt trigger design - Circuits and Systems I: Fundamental ...
IEEE
CN106357266B-华为20[..]
js.2010.PFD biased with shunt regulator
补偿电路总结
番茄花园
JESD204 v7.2 LogiCORE IP Product Guide (PG066)
Xilinx, Inc.
Striving for small-signal stability - IEEE Circuits and Devices ...
sido buck converter
Duyu Liu & Xinzhi Liu & Hao Chen & Shouming Zhong