Microsoft Word - AXI protocol 翻译.doc
<C0EECBB6>
CMOS模拟集成电路版图设计与验证 基于Cadence Virtuoso与Mentor Calibre
尹飞飞
Designing Control Loops for Linear and Switching Power Supplies: ...
Basso
PLL频率合成器的杂散性能分析
未知
Digital Logic and Computer Design
M. MORRIS MANO
Microsoft PowerPoint - PLLnoise_jitter02[..] [相容模式]
cwhsu
一种基于LDO稳压器的带隙基准电压源设计
A Single-Trim CMOS Bandgap Reference With aInaccuracy of0.15% ...
Guang Ge & Cheng Zhang & Gian Hoogzaad & Kofi A. A. Makinwa
抗浪涌静电器件防护机理与片上集成实验研究
Legend User
Spectre Circuit Simulator and Accelerated Parallel Simula tor ...
Inc. Cadence Design Sys tems
一种10 ppm oC低压CMOS带隙电压基准源设计 朱樟明
CNKI
微带电路
Optimum Feedback Amplifier Design For Control Systems
Timothy E. Biesecker
MOSAmpNoise.dvi
CH01
Godming
A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ...
Chun-Cheng Liu;Soon-Jyh Chang;Guan-Ying Huang;Ying-Zu Lin
ISSCC2021-SC1-Int[..] to PLLs Phase Noise, Modeling, and Key ...
CMOS集成电路版图+概念、方法与[..]
A 1.24 μA Quiescent Current NMOS Low Dropout Regulator With ...
Raveesh Magod & Bertan Bakkaloglu & Sanjeev Manandhar