HFIC chapter 7 low-noise amplifier design
未知
运放仿真方法整理
USER
A Basic Introduction to the gm ID-Based Design
CMOS Mixed-Signal Circuit Design, 2nd Ed
verilog HDL那些事
akuei2
Sampled Systems and the Effects of Clock Phase Noise and Jitter ...
Analog Devices, Inc.
一种用于LDO系统的极点频率调整方法
维普资讯有限公司
逐达逼近型模数转换器的低功耗与高速[..]
bstj.1932.Nyquist, H.-Regeneration Theory
2014 PhD-Thesis BAG A Designer-Oriented Framework for the Development ...
锁相环(PLL)电路设计与应用
(日)远坂俊昭 著 何希才译
精通开关电源设计-中文版-第一版
Advanced Electromagnetic Computation
Dikshitulu K. Kalluri
Design of class AB output stages using the structural methodology
V. Ivanov & I. Filanovsky
Session 11: Advanced Wireline Links and Techniques
Microsoft PowerPoint - Random_Offset_CMO[..]
Mama
一种用于低功耗LDO的CMOS电压[..]
Huijsing2017 Operational Amplifiers Theory and Design 3rd ed. ...
A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS process
Wenzha Yang & Yi Zhang & Enwen Dai & ZhiLin Feng & Wei Li