二级运放建立时间与相位裕度的分析与优化
未知
一种带软启动电路的带隙基准电压源的实现 张科
CNKI
ADS应用详解：射频电路设计与仿真
陈艳华，李朝晖，夏玮编著
Oversampling Delta-Sigma Data Converters lowRes Candy
ISSCC2021-T5-Cali[..] Techniques in ADCs
Modified modeling of Miller compensation for two-stage operational ...
H.C. Yang;D.J. Allstot
实验 带运放的带隙基准设计
USER
Parallel Sparse Direct Solver for Integrated Circuit Simulation ...
Session 35
2005 Book ClockGeneratorsFo[..]
Low-noise monolithic amplifier design: Bipolar versus CMOS
基于零极点追踪的高稳定性片内LDO[..]
ISSCC2021-SC3-Clo[..] Clock Distribution, and Clock Management ...
CMOS高性能运算放大器研究与设计
man.book
merickso
一种低温漂CMOS带隙基准电压源的设计 陈碧
开关电源设计 第3版
（美）普利斯曼，比利斯，莫瑞著
高性能小数分频频率合成技术 刘祖深 压缩版
Noise and Spur Comparison of Delta-Sigma Modulators in Fractional-N ...
Bo Zhou & Yao Li & Fuyuan Zhao
Scaling <formula formulatype="inli[..] Notation="TeX">$L[..] ...
Shih-An Yu & Peter R. Kinget
A 76 dB 1.7 GHz 0.18 m CMOS Tunable TIA Using Broadband Current ...
Hossein Miri Lavasani & Wanling Pan & Brandon Harrington & Reza Abdolvand & Farrokh Ayazi
A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop ...
Yongsun Lee & Taeho Seong & Seyeon Yoo & Jaehyouk Choi
Scaling LC Oscillators in Nanometer CMOS Technologies to a Smaller ...