ISSCC2021-T10-Fun[..] of Fully-Integrated Voltage Regulators
未知
全差分运算放大器设计
唐长文
Analog Integrated Circuit Design
Tony Chan Carusone, David A. Johns & Kenneth W. Martin
ISSCC2021-SC4-Pro[..] Clock Generation, Distribution, and Clock ...
Operation and Modeling of the MOS Transistor 3rd
LDO的三种频率补偿方案实现
锁相环型频率综合器中的高速分频器 袁泉
Calibre® WORKbench User's and Reference Manual
Siemens Industry Software
CMOS IC LAYOUT
Wei Zhi
Universal Serial Bus 3.0 Specification
TCASⅡ 202212
基准源、噪声、开关电容及Monte Carlo仿真
Calibre® RVE User's Manual
Microsoft Word - CummingsSNUG2008B[..]
cliffc
Voltus-Fi Hierarchical IR Drop and EM Analysis
Analysis and Design of Transimpedance Amplifiers for Optical ...
4<8=8AB@0B>@
模拟集成电路设计
Digital Design Netlisting and Simulation SKILL Refer ence
Inc. Cadence Design Sys tems
A Flexible, Low-Power Analog PLL for SoC and Processors in 14nm ...
Kuan-Yueh Shen & Syed Feruz Syed Farooq & Yongping Fan & Khoa Minh Nguyen & Qi Wang & Mark L. Neidengard & Nasser Kurd & Amr Elshazly