A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage ...
Socrates D. Vamvakos & Claude R. Gauthier & Chethan Rao & Karthisha Ramoshan Canagasaby & Prashant Choudhary & Sanjay Dabral & Shaishav Desai & Mahmudul Hassan & K.C. Hsieh & Bendik Kleveland & Gurupada Mandal & Richard Rouse & Ritesh Saraf & Alvin Wang & Jason Yeung & Khaldoon Abugharbieh & Ying Cao
参考书 芯片接口库IO LIBRARY和ESD电路的研发设计应用 (OCR) 王国立
未知
运放chopper基本原理
SENASIC
LDO设计论文
Zhangwen Tang
Microsoft Word - LNA.doc
USB 3.0中五分频电路设计
TOM
基准源和温度检测模块设计-tang[..]
zwtang
LDO设计小结一
zeng zhen
一种快速瞬态响应的无片外电容LDO的设计
CMOS Circuit Design, Layout, and Simulation
Baker, R. Jacob
ISSCC2021-T1-Fund[..] of RF and Mm-Wave Power Amplifier Designs
js.2010.PFD biased with shunt regulator
无线通信中的射频收发系统设计（英文版）
一种适用于高压电源管理的无输出电容[..]
高性能低压差线性稳压器研究与设计
Microsoft Word - Chapter1 Importance of Impedance matching.doc
Peng Han
Microwave and RF Design, Volume 5 Amplifiers and Oscillators ...
Xilinx PG153 LogiCORE IP AXI Quad Serial Peripheral Interface ...
Xilinx, Inc.
Noise and Spurious Tones Management Techniques for Multi-GHz ...
Adrian Maxim