理工书库 lilin | Category: that features three low phase-noise VCOs with a fundamental frequency range of 3.0 GHz to 6.0 GHz and a programmable dual RF output divider stage which allows coverage from 46.875 MHz to 6 GHz.

Discover (Random Books)

USB2.0协议中文版

USB2.0协议中文版

从零开始学IDA逆向1-31章

从零开始学IDA逆向1-31章

Python API Reference Manual

Python API Reference Manual

Introductory Circuit Analysis Thirteenth Edition Global Edition

Introductory Circuit Analysis Thirteenth Edition Global Edition

Robert L. Boylestad

Session 19: Optical Systems for Emerging Applications

Session 19: Optical Systems for Emerging Applications

RFIC2 Razavi Solution

RFIC2 Razavi Solution

【汉化】Static Timing Analysis for Nanometer DesignsA Practical Approach

【汉化】Static Timing Analysis for Nanometer DesignsA Practical ...

电路分析

电路分析

Embedded Mixed-Signal IP Development Methodology in 90nm CMOS SerDes FPGAs

Embedded Mixed-Signal IP Development Methodology in 90nm CMOS ...

Rakesh H. Patel & William Bereza

一种用于LDO系统的极点频率调整方法

一种用于LDO系统的极点频率调整方法

维普资讯有限公司

VLSI Physical Design: From Graph Partitioning to Timing Closure

VLSI Physical Design: From Graph Partitioning to Timing Closure

Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu

微电子电路（下册）（第5版）

微电子电路（下册）（第5版）

Sweetspot

Sweetspot

Session 21

Session 21

高效率 PWM 控制电流型 DC-DC

高效率 PWM 控制电流型 DC-DC

IEEE Standard for Ethernet

IEEE Standard for Ethernet

Nano-scale CMOS Analog Circuits: Models and CAD Techniques for High-Level Design

Nano-scale CMOS Analog Circuits: Models and CAD Techniques for ...

ISSCC2020-01 Digest

ISSCC2020-01 Digest

Category: that features three low phase-noise VCOs with a fundamental frequency range of 3.0 GHz to 6.0 GHz and a programmable dual RF output divider stage which allows coverage from 46.875 MHz to 6 GHz.

$Wideband RF PLL fractional/integer frequency synthesizer with integrated VCOs and LDOs$

Wideband RF PLL fractional/integer frequency synthesizer with ...

STMICROELECTRONICS